15 results
Papers-
Academic paper
It Is Time to Standardize Principles and Practices for Software Memory Safety
Sets out technology-neutral principles and terminology for specifying and assessing strong software memory safety.
View publication -
Academic paper
Deprivileging Low-Level GPU Drivers Efficiently with User-Space Processes and CHERI Compartments
Evaluates process and CHERI-compartment designs for moving a performance-sensitive GPU driver out of the kernel.
View publication -
Academic paper
CHERIoT RTOS: An OS for Fine-Grained Memory-Safe Compartments on Low-Cost Embedded Devices
Describes the CHERIoT RTOS and its fine-grained compartment model for resource-constrained embedded systems.
View publication -
Academic paper
Adaptive CHERI Compartmentalization for Heterogeneous Accelerators
Explores capability protection across CPUs and heterogeneous accelerators that share memory.
View publication -
Academic paper
Formal Mechanised Semantics of CHERI C: Capabilities, Provenance, and Undefined Behaviour
Gives a mechanised semantics for CHERI C covering capabilities, pointer provenance, and undefined behaviour.
View publication -
Academic paper
Cornucopia Reloaded: Load Barriers for CHERI Heap Temporal Safety
Develops a load-barrier approach to temporal heap safety for CHERI systems.
View publication -
Academic paper
CHERI: Hardware-Enabled C/C++ Memory Protection at Scale
Reviews CHERI's hardware-supported protection model and experience applying it to large C and C++ software stacks.
View publication -
Academic paper
The Arm Morello Evaluation Platform—Validating CHERI-Based Security in a High-Performance System
Introduces the Morello evaluation platform and its role in testing CHERI ideas in a high-performance Arm system.
View publication -
Academic paper
CHERIoT: Complete Memory Safety for Embedded Devices
Presents the CHERIoT hardware-software design for spatial and temporal memory safety on embedded devices.
View publication -
Academic paper
Rigorous Engineering for Hardware Security: Formal Modelling and Proof in the CHERI Design and Implementation Process
Describes the formal models and proof work used alongside CHERI architecture and hardware development.
View publication -
Academic paper
Cornucopia: Temporal Safety for CHERI Heaps
Investigates capability revocation and temporal safety for heap allocations in CHERI systems.
View publication -
Academic paper
CheriABI: Enforcing Valid Pointer Provenance and Minimizing Pointer Privilege in the POSIX C Run-time Environment
Presents the pure-capability CheriABI process environment and its treatment of pointer provenance and privilege.
View publication -
Academic paper
CHERI Concentrate: Practical Compressed Capabilities
Explains the compressed capability representation used to carry bounds and permissions efficiently.
View publication -
Academic paper
CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization
Establishes CHERI's hybrid architecture for fine-grained, scalable software compartmentalisation.
View publication -
Academic paper
The CHERI Capability Model: Revisiting RISC in an Age of Risk
Introduces the practical RISC capability model that underpins the early CHERI architecture.
View publication
No matching results
Try another search or clear the filters.